Home| Join Now | Sign In | Trainers Login              
SPIRO, Spiro, project for student, student projects

A UNIT OF SPIRO GROUP OF COMPANIES

A RESEARCH & DEVELOPMENT ORGANIZATION

For Project Enquiry +91 9791 044 044

To Search
Last Live Projects with video description
VLSI Projects, Student Projects, Best Projects, College Projects Matlab Projects, vlsi projects Final Year Projects in Chennai , Final Year Training Projects in Chennai
Slideshow Image 1
Post Your concept Get Project
Guidance
It is purposely dedicated for innovative students. Here we encourage students who have new concepts and projects in various domains.

For Project Title


Project Zone > Electronics > VLSI

Fault Tolerant Parallel Filters Based on Error Correction Codes

Category : VLSI


Sub Category : LOW POWER


Project Code : ITVL11


Project Desc : Digital filters are widely used in signal processing and communication systems. In some cases, the reliability of those systems is critical, and fault tolerant filter implementations are needed. Over the years, many techniques that exploit the filters structure and properties to achieve fault tolerance have been proposed.

X

Request Synopsis

Variable Latency Speculative Han-Carlson Adder

Category : VLSI


Sub Category : HIGH SPEED


Project Code : ITVL13


Project Desc : In the proposed scheme, the carry-select operation is scheduled before the calculation of final-sum, which is different from the conventional approach. Bit-patterns of two anticipating carry-words (corresponding to Cin=0 and 1) and fixed Cin bits are used for logic optimization of carry select and generation units.

X

Request Synopsis

A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications

Category : VLSI


Sub Category : HIGH SPEED


Project Code : ITVL14


Project Desc : Several variable latency speculative adders, for various operand lengths, using both Han-Carlson and Kogge-Stone topology, have been synthesized using the UMC 65 nm library. Obtained results show that proposed variable latency Han-Carlson adder outperforms both previously proposed speculative Kogge-Stone architectures and non-speculative adders, when high-speed is required.

X

Request Synopsis

Fast Sign Detection Algorithm for the RNS Moduli Set {2n+1 − 1, 2n − 1, 2n}

Category : VLSI


Sub Category : HIGH SPEED


Project Code : ITVL15


Project Desc : Transpose form finite-impulse response (FIR) filters are inherently pipelined and support multiple constant multiplications (MCM) technique that results in significant saving of computation. However, transpose form configuration does not directly support the block processing unlike direct form configuration.

X

Request Synopsis

Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications

Category : VLSI


Sub Category : HIGH SPEED


Project Code : ITVL16


Project Desc : First, a sign detection algorithm for the restricted moduli set is described. The new algorithm allows for parallel implementation and consists exclusively of modulo 2n additions. Then, a sign detection unit for the moduli set {2n+1 ? 1, 2n ? 1, 2n} is proposed based on the new sign detection algorithm.

X

Request Synopsis

An Optimized Modified Booth Recoder for Efficient Design of the Add- Multiply Operator.

Category : VLSI


Sub Category : HIGH SPEED


Project Code : ITVL17


Project Desc : The need to support various digital signal processing (DSP) and classification applications on energy-constrained devices has steadily grown. Such applications often extensively perform matrix multiplications using fixed-point arithmetic while exhibiting tolerance for some computational errors. Hence, improving the energy efficiency of multiplications is critical

X

Request Synopsis

Low-Latency Successive-Cancellation Polar Decoder Architectures Using 2-Bit Decoding.

Category : VLSI


Sub Category : HIGH SPEED


Project Code : ITVL18


Project Desc : We introduce a structured and efficient recoding technique and explore three different schemes by incorporating them in FAM designs. Comparing them with the FAM designs which use existing recoding schemes, the proposed technique yields considerable reductions in terms of critical delay, hardware complexity and power consumption of the FAM unit.

X

Request Synopsis

Coplanar Full Adder in Quantum-Dot Cellular Automata via Clock-Zone-Based Crossover

Category : VLSI


Sub Category : QCA TECHNOLOGY


Project Code : ITVL19


Project Desc : In this paper, we present a novel reformulation for the last stage of SC decoding. The proposed reformulation leads to two benefits. First, critical path and hardware complexity in the last stage of SC algorithm is significantly reduced. Second, 2 bits can be decoded simultaneously instead of 1 bit.

X

Request Synopsis

Synthesis of Majority/Minority Logic Networks

Category : VLSI


Sub Category : QCA TECHNOLOGY


Project Code : ITVL20


Project Desc : We use a coplanar QCA crossover architecture in the design of QCA full adders that leads to reduction of QCA cell count and area consumption without any latency penalty. We further investigate the impact of these gains on carry flow QCA adders.

X

Request Synopsis

Design and simulation of Turbo encoder in quantum-dot cellular automata

Category : VLSI


Sub Category : QCA TECHNOLOGY


Project Code : ITVL21


Project Desc : As CMOS technology reaches its physical limits, new technologies such as quantum-dot cellular automata, single electron tunneling, and tunneling-phase logic are being proposed as alternatives to CMOS technology.

X

Request Synopsis

 
 
MILE STONES
GUARANTEES
CONTACT US
 
Training and Developemet, Engg Projects
So far we have provided R&D training for more than 1,00,000 engineering Students.
Latest Projects 2012, Latest Technologiy Project
Had conducted seminars in the recent trends of technology at various colleges.
Our research projects had been presented in various National & International Conferences.
Most of our projects were identified by the industries as suitable for their needs.
Our n-number of students got research scholarship to extend our assisted projects for further development.
   
   
Training and Developemt, Project Development in Chennai
SPIRO guarantees small class sizes.
Final Year Projects
SPIRO guarantees quality instructors.
Student Projects, Stupros
SPIRO guarantees competence.
Projects, student projects
SPIRO guarantees that training from SPIRO will be more cost-effective than training from any other source.
Final Year Projects, Projects, student projects
SPIRO guarantees that students in open-enrollment classes are protected against cancellations and will be able to receive desired training at the cost they expect and in the time frame they have planned.
Projects for student
SPIRO guarantees overall quality with a 100% money-back guarantee. If you're not totally satisfied for any reason, simply withdraw before the second day of any class. Notify the instructor and return all course materials and you will receive a 100% refund.
SPIRO GROUP OF COMPANIES
#78, 3rd Floor, Usman Road, T.Nagar, Chennai-17.
(Upstair Hotel Saravana Bhavan) Tamilnadu, India.

For ECE,EEE,E&I, E&C & Mechanical,Civil, Bio-Medical
Mobile : +91-9962 067 067, +91-9176 499 499
Email: info@spiroprojects.com

For IT, CSE, MSC, MCA, BSC(CS)B.COM(cs)
Mobile: +91-9791 044 044, +91-9176 644 044
E-Mail: info1@spiroprojects.com
About Us | Project Training | Privacy policy | Disclaimer | Contact Us

Copyright © 2015-2016 Stupros All rights reserved.